Systematic computation of nonlinear bilateral dynamical systems with a novel low-power log-domain circuit by Jokar, E et al.
Systematic Computation of Nonlinear Bilateral Dynamical Systems
(NBDS) with a Novel Low–Power Log–Domain Circuit
E. Jokar, H. Soleimani, E. M. Drakakis
Abstract
Simulation of large–scale nonlinear dynamical systems on hardware with a high resemblance to their
mathematical equivalents has been always a challenge in engineering. This paper presents a novel current–
input current–output circuit supporting a systematic synthesis procedure of log–domain circuits capable of
computing bilateral dynamical systems with considerably low power consumption and acceptable precision.
Here, the application of the method is demonstrated by synthesizing four different case studies: 1) a rela-
tively complex two–dimensional (2–D) nonlinear neuron model, 2) a chaotic 3–D nonlinear dynamical system
Lorenz attractor having arbitrary solutions for certain parameters, 3) a 2–D nonlinear Hopf oscillator includ-
ing bistability phenomenon sensitive to initial values and 4) three small neurosynaptic networks comprising
three FHN neuron models variously coupled with excitatory and inhibitory synapses. The validity of our
approach is verified by nominal and Monte Carlo simulated results with realistic process parameters from
the commercially available AMS 0.35 µm technology. The resulting continuous–time, continuous–value and
low–power circuits exhibit various bifurcation phenomena, nominal time–domain responses in good agree-
ment with their mathematical counterparts and fairly acceptable process variation results (less than 5%
STD).
1 Introduction
Dynamical systems are one of the basic mathematical objects capable of describing time–dependent activities in
a geometrical space. Such systems include a set of variables and constants defining the state, and a functional
law describing the evolution of the state variables through time. In other words, the dynamical laws establish a
meaningful relation among the future state of the system, the inputs and its current state. General qualitative
descriptions of dynamical systems can be observed by inspecting their phase portraits, demonstrating velocity
and direction of motions in space.
The applications of such systems are highly diverse in science and engineering. The mathematical models
describing the dynamical systems can be simulated with the use of powerful software such as MATLAB, however,
for large–scale simulations software begins to collapse. Besides, computer–based simulations are not always
suitable for interfacing with biological/physical systems where continuous monitoring with low power and area
consumption might be required [1].
This issue can be resolved by the means of specialized hardware tools capable of emulating dynamical
behaviours in real–time. The remarkable resemblance between the mathematical description of dynamical
systems and the equations governing the current–voltage relations between interconnected log–domain MOS
transistors and capacitors lays a groundwork to emulate real–time dynamics with the use of ultra–low power
electrical circuits [2].
To this end, a number of valuable attempts have been accomplished ranging from continuous–time low
power analog circuits to discrete–time massively parallel digital ones. Exceptional examples can be found in
neuromorphic electronics where brain’s neural dynamical systems are mimicked by the use of very-large-scale in-
tegration (VLSI) systems containing electronic analog/digital circuits [3–12]. On the other hand, other research
efforts have focused on the synthesis and study of intra/extracellular chemical dynamics demonstrating a bold
shift of emphasis from the neural system. For example, in [1–2] and [13–14] cytomorphic/cytomimetic electronics
are introduced. The logarithmic behaviour [15–22] of weakly inverted MOS devices is exploited. Log–domain
circuits have been shown able to produce a variety of nonlinear dynamics [23–24]. However, the systematic
synthesis tool (NBCF) presented in [1] and [13], though directly applicable for cellular dynamics with strictly
positive variables, does not level itself naturally to the realization of bilateral dynamical systems such as neuronal
dynamics [25].
As a solution, this paper presents a novel current–input current–output circuit leading to a systematic
synthesis methodology of bilateral dynamical systems onto low–power log–domain circuits. To the best of our
knowledge, this is the first systematic log-domain circuit capable of emulating such nonlinear bilateral dynamical
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systems. The application of the method is verified by synthesizing four different case studies and transistor–level
simulations confirm that the resulting circuits are in good agreement with their mathematical counterparts. The
rest of the paper is organized as follows. In Section II the detailed mathematical analysis of the proposed circuit
is presented. Section III introduces the basic electrical circuit building blocks, while Section IV develops a low–
level log–domain synthesis procedure applied to various case studies. Section V presents confirming simulation
results for both synthesis examples and relevant analyses.
2 The NBDS Circuit
As mentioned before, the previous attempts in designing log–domain circuits capable of emulating nonlinear
dynamics entail state variables that are only strictly positive such as intracellular concentrations of substances,
genes and etc. Nevertheless, there exist numerous biological systems that are not limited to such dynamics
with the prime example being the area of neuronal dynamics or various biological rhythms. The state variables
in such systems could represent for example membrane potentials, a quantity that can possess positive and
negative values. In the FHN neuron model [26] with the following representation: v˙ = v − v33 − w + Iext and
w˙ = 0.18(v + 0.7 − 0.8w) describing the membrane potential’s and the recovery variable’s velocity, the state
variables in the absence of input stimulations remain at (v, w) ≈ (−1.2,−0.6), while these values go up to
(v, w) ≈ (2, 1.7) in the presence of input stimulations.
Although bilateral dynamical systems may be mapped to strictly positive systems by shifting up the state
variables, such an approach leads to inefficient hardware realizations. For example, consider the case of the
system x˙ = x3. By shifting up the state variable to X = x+ α, (where α is positive and constant in time), the
mapped dynamical system becomes X˙ = (X − α)3 = X3 − α3 − 3X2α+ 3Xα2 leading to a quite complicated
system. Besides, to realize such mappings, in the case of topologies where the stated variables are represented
by means of currents, constant currents need to be injected to shift the state variables up and eventually drawn
to map them back, resulting in higher power consumption.
The reason why the previous electrical realizations have not been yet able to emulate bilateral dynamics
without such mappings might stem from the inherent nature of the transistor (BJT or MOSFET). For example,
the MOSFET transistors, due to their structures, are only able to conduct current towards a single direction,
from drain to source. This structure is helpful for implementing class-AB linear dynamical systems by pro-
cessing positive and negative components of the input/state variables separately resulting in two capacitors per
each state variable of the prototype system [27–30]. However according to the superposition principle, such
a procedure, in general, cannot be applied to nonlinear systems, therefore, it has been challenging to realize
nonlinear systems that contain bidirectional state variables.
This limitation is resolved in the proposed NBDS circuit comprising a single capacitor per each state variable.
In the following, the structure and corresponding mathematical formulations of the proposed NBDS circuit are
explained in detail.
2.1 Mathematical Framework
Fig. 1 shows hierarchical representations of the proposed nonlinear bilateral dynamical system. Here, we first
introduce the main core of the proposed circuit in Fig. 1(a) as a fundamental transistor-level element in com-
puting the nonlinear dynamics. It is formed by connecting a grounded capacitor of value C at the gate of two
PMOS and NMOS transistors (M2 and M3 in Fig. 1(a)) each followed by an NMOS (M1) and PMOS (M4)
transistor, respectively. The initialization circuit is shown in dotted red color. It is used for dynamical systems
whose initial values affect the resulting dynamics. The realization of such dynamical systems will be discussed
further in Section IV.
As we know, the current relation of an NMOS and PMOS device operating in subthreshold saturation when
|VDS | > 4VT is described by the following equations [31]:
IDn = (
W
L
)nID0n exp(
VGS
nnVT
) (1)
IDp = (
W
L
)pID0p exp(
VSG
npVT
) (2)
where nn and np are the subthreshold process-dependent slope factors for NMOS and PMOS transistors,
respectively; VT denotes the thermal voltage (≈ 26mV at 300K), ID0n and ID0p are the leakage currents of the
NMOS and PMOS transistors, respectively and W , L are the width and length of the devices, respectively.
2
Setting ISn = (
W
L )nID0n and ISp = (
W
L )pID0p in (1) and (2) and differentiating with respect to time, the
current expression for IA (see Fig. 1(a)) yields:
I˙A =
IA︷ ︸︸ ︷
(ISn · exp(
VGS1
nnVT
))(
V˙GS1
nnVT
) (3)
I˙A =
IA︷ ︸︸ ︷
(ISp · exp(
VSG2
npVT
))(
V˙SG2
npVT
) (4)
obviously (3) and (4) are equal, therefore:
V˙SG2 =
np
nn
V˙GS1 = αV˙GS1 (5)
where α is the ratio of the subthreshold slope factors. Similarly, we can derive the following equation for
transistors M3 and M4:
V˙SG4 =
np
nn
V˙GS3 = αV˙GS3 . (6)
On the other hand, the application of Kirchhoff’s Voltage Law (KVL) and the derivative function describe
the following relations for the capacitor voltage VC when the voltage Vb is constant (see Fig. 1(a)):
V˙C = −(V˙GS1 + V˙SG2) (7)
V˙C = +(V˙GS3 + V˙SG4) (8)
and substituting (5) and (6) into (7) and (8) respectively leads to:
V˙C = −V˙GS1 · (1 + α) (9)
V˙C = +V˙GS3 · (1 + α). (10)
By setting the current Iout = IB − IA in Fig. 1(a) as the state variable of our system and using (3) and the
corresponding equation for IB , the following relation is derived:
I˙out = I˙B − I˙A = IB( V˙GS3
nnVT
)− IA( V˙GS1
nnVT
) (11)
by substituting (9) and (10) in (11):
I˙out = (IA + IB) · V˙C
(1 + α)nnVT
. (12)
Bearing in mind that the capacitor current ICin can be expressed as CV˙C , relation (12) yields:
I˙out = (IA + IB) · ICin
(1 + α)nnCVT
. (13)
One can show that:
(1 + α)nnCVT
Idc
I˙out =
(IA + IB)
Idc
· ICin. (14)
Equation (14) is the main core’s constitutive relation where α =
np
nn
. In order for a mathematical dynamical
system with the following general form to be mapped to (14):
τ I˙out = F (Iout, Iext) (15)
where Iext and Iout are the external and state variable currents, the quantities
C
Idc
and ICin must be respectively
equal to τ(nn+np)VT and
F (Iout,Iext)Idc
(IA+IB)
. Note that the ratio value CIdc can be satisfied with different individual
values for C and Idc. These values should be chosen appropriately according to practical considerations (see
Section V.G). Since F is a bilateral function, in general, it will hold:
ICin =
I+Cin︷ ︸︸ ︷
F+(IA, IB , I
+
ext, I
−
ext)Idc
(IA + IB)
−
I−Cin︷ ︸︸ ︷
F−(IA, IB , I+ext, I
−
ext)Idc
(IA + IB)
(16)
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where I+Cin and I
−
Cin are calculated respectively by a PMOS and NMOS multiplier (see Fig. 1(b)) and Iext
is separated to + and – signals by means of splitter blocks. Note that Idc is a scaling dc current and τ has
dimensions of second(s). Since ICin can be a complicated nonlinear function in dynamical systems, we need
to provide copies of Iout or equivalently of IA and IB to simplify the systematic computation at the circuit
level. Therefore, the higher hierarchical block shown in Fig. 1(c) is defined as the NBDS circuit (see Fig. 1(c))
including the main block and associated current mirrors. The form of (15) is extracted for a 1–D dynamical
system and can be extended to N dimensions in a straightforward manner as follows:
τN I˙outN = FN (I¯out, I¯ext) (17)
where CNIdcN
= τN(nn+np)VT and ICinN =
FN (I¯out, I¯ext)IdcN
(IAN+IBN )
.
2.2 The Bias Voltage Vb
In the proposed circuit, the bias voltage (Vb) regulates the dynamic range of the output signal (Iout) as well
as the circuit’s power. By setting a proper value of Vb in the circuit for a certain output dynamic range, an
optimum design can be delivered. In the following, we explain how Vb can affect the output dynamic range
and consequently the value of power consumption. To this end, we show that the larger Vb, the higher negative
dynamic range and the power consumption. However, according to the desirable dynamic range, Vb is saturated
after a certain value and further increase just leads to consuming extra power.
One can show that when the transistors M1–M4 operate in subthreshold saturation, Iout is derived as (see
Appendix A):
Iout = IB − IA = β[exp( VC
(nn + np)VT
)− exp( Vb − VC
(nn + np)VT
)] (18)
where β =
√
ISnISpexp(
nn−np
2(nn+np)
ln
ISn
ISp
). Clearly, by setting VC =
Vb
2 , Iout will be equal to zero and by decreasing
VC , Iout decreases and vice versa.
As shown in Fig. 2, by considering the cascoded current mirrors, the minimum VC that holds the transistors
in saturation is determined by transistors M2 and M4. The minimum VC that holds M2 in saturation is equal
to (see Appendix B):
VCminM2
=
1 + α
3
4VT +
2− α
3
Vb + npVT ln
ISp
ISn
(19)
where α is equal to
np
nn
. Similarly, one can show that the minimum VC that holds M4 in saturation is equal to:
VCminM4
=
1 + α
α
4VT + nnVT ln
ISp
ISn
. (20)
By regulating (WL )n and (
W
L )p so that ISn ≈ ISp and by assuming nn ≈ np, (19) and (20) are respectively
simplified as:
VCminM2
=
8
3
VT +
1
3
Vb (21)
VCminM4
= 8VT . (22)
As can be seen in the above equations if Vb > 16VT , by decreasing VC , M2 enters to triode before M4. Since
in the case studies that we will synthesize, the scale of circuit’s current is nA, it is most likely Vb > 16VT .
Therefore M2 is dominant and (19) is considered as the minimum VC in the rest of this subsection. The
corresponding Iout can be obtain as:
Ioutmin = β[γexp(
2− α
3(nn + np)
Vb)− 1
γ
exp(
1 + α
3(nn + np)
Vb)] (23)
where γ = exp( 43 (1+α)+npln
ISp
ISn
). Since the second term in (23) carries more weight compared to the left one,
by increasing Vb, the lower bound (the negative bound) of the output dynamic range increases. Thus, for the
dynamical systems whose negative side of the output dynamic range is wider, we must increase Vb to extract
more current from M1 and M2 while holding the transistors in saturation.
As mentioned before, by increasing VC towards Vb, Iout increases. When it reaches Vb, IA will be zero leading
to:
Iout = IB = βexp(
VC
(nn + np)VT
). (24)
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On the other hand, the output current can increase up to a certain point in which the M3 and M4 still
operate in subthreshold saturation. The capacitor voltage at this point is referred to as VCmax and similar to
the VCmin case, it can be calculated as:
VCmax =
nn + np
3np
(VDD − 4VT ) + nnVT ln
ISp
ISn
. (25)
In those designs where Vb < VCmax , Vb cannot affect the upper bound of the dynamic range, however if
Vb > VCmax , by increasing Vb, the positive dynamic range decreases.
Besides, the increase of Vb results in higher power consumption for the circuit. From (46) and (47) (see
Appendix A), one can show that:
IA · IB = β2exp( Vb
(nn + np)VT
). (26)
It is clear that by increasing Vb, the product IA · IB increases. On the other hand, the circuit operates
properly for a range of Vb implying this fact that by increasing Vb, Iout = IB − IA remains almost unchanged.
Therefore, by increasing Vb, both IA and IB must almost equally increase leading to higher power consumption.
Thus in conclusion, for an optimum design, the minimum Vb value, needed to cover the output dynamic range
must be selected. The main electrical parameter values are shown in Table I.
2.3 Initial Values
Here, we explain the importance of initial values in a specific group of dynamical systems and how it can be
mapped onto the NBDS circuit. As a common example of such dynamical systems, we refer to Hopf oscillator
including the Hopf bifurcation in which a limit cycle is given birth from an equilibrium point [32]. The bifurcation
can be supercritical or subcritical resulting in a stable or unstable limit cycle, respectively. Here, we focus on
the subcritical case in which two coexisting attractors separated by an unstable limit cycle cause bistablilty
in the system. The evolution of the state variable in such systems depends on which attraction domain the
initial condition is placed in initially. Moreover, sufficiently strong perturbations can change it from one state
to another with the unstable limit cycle playing the role of the threshold [33]. However, in order to cope with
the bistability phenomenon, an additional NMOS transistor is employed within the main core of the proposed
circuit shown in Fig. 1(a). During the initialization process, the transistor highlighted with red is triggered by
a short external pulse to pull up the capacitor voltage instantaneously to an acceptable initial value.
From (18) one can show that for a desirable initial value we have:
Ioutinit = β[exp(θ)− exp(
Vb
(nn + np)VT
)exp(−θ)] (27)
where θ = VC(nn+np)VT . By substituting ζ = exp(θ) in (27), the following second order polynomial equation is
derived:
ζ2 − Ioutinit
β
ζ − exp( Vb
(nn + np)VT
) = 0. (28)
Solving (28) and bearing in mind that only the positive solution is acceptable we have:
ζ =
1
2
(
Ioutinit
β
+
√
I2outinit
β2
+ 4exp(
Vb
(nn + np)VT
)) (29)
given that θ = ln(ζ) and (29), VC = θ(nn + np)VT yields:
VC = (nn + np)VT ln[
1
2
(
Ioutinit
β
+
√
I2outinit
β2
+ 4exp(
Vb
(nn + np)VT
))]. (30)
Therefore, according to the CMOS process parameters, the bias voltage (Vb) and the desirable initial output
current (Ioutinit), Vinitial (see Fig. 1(a)) can be set to VC in (30).
3 Electrical Circuit Blocks
To explore the applicability of the proposed NBDS circuit in real–world case studies, we need to implement
static operations leading to meaningful time–domain dynamics. Although there are various mathematical
models for nonlinear dynamical systems including different static functions, most of them can be viewed as a
combination of simple basic blocks such as multipliers, dividers and squarers. These mathematical operations
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can be also implemented using different TL network realizations. For the sake of simplicity, in this work we use
the stacked loop topology, however, it should be stressed that regardless of the TL structure chosen to generate
the mathematical operations, the NBDS circuit will be held. To preserve the systematic nature of the proposed
framework in this paper, the following TL blocks are used along with the NBDS circuit for the implementation
of the case studies.
The multiplier block (type1): This block is able to perform current mode multiplication or division
operations on single–sided input signals. By setting the same WL aspect ratio, the governing TL principle for
this block becomes: IOUT =
I1·I2
I3
. To satisfy the conditions demanding sink or source currents from the output
of such blocks, here we present two NMOS and PMOS based multipliers demonstrated in Fig. 3(a-b). The
cascoded topology is highlighted in the figure with red color and employed to minimize output current errors.
The squarer block (type1): This block produces the squaring operation of a single–sided input current
over a scaling current IX (see Fig. 3(c)). Again the cascoded topology is highlighted in the figure with red
colour.
The squarer block (type2): This block contains two SQUARER TYPE1 and one NMULT TYPE1 realiz-
ing the square of bilateral input signals (see Fig. 3(d)). Obviously, if we consider the input signal as Iin = A−B,
the output signal is strictly positive and described by IOUT =
A2
IX
+ B
2
IX
− 2ABIX .
The multiplier block (type2): This block is made of two MULT TYPE1 producing the multiplication
operation of a single–sided (C) and a bilateral (A − B) input signal (see Fig. 3(e)). The output signal is
consequently bilateral and represented by IOUT =
A·C
IX
− B·CIX difference between two strictly positive currents.
The multiplier block (type3): This block contains four MULT TYPE1 performing multiplication oper-
ation on bilateral input signals (see Fig. 3(f)). The output signal is bilateral and difference between two strictly
positive currents expressed by IOUT =
AC+BD
Idc
− AD+BCIdc .
4 Systematic Synthesis
The systematic synthesis procedure provides the flexibility and convenience required for the realization of
nonlinear dynamical systems by computing their time-dependent dynamical behaviour. In this section, we
showcase the methodology through which we systematically map the mathematical dynamical models onto the
proposed electrical circuit. To this end, we apply the proposed systematic synthesis on four nonlinear and fairly
complex bilateral dynamical systems.
4.1 FitzHugh-Nagumo (FHN)
The FHN is a 2-D neuron model originally from the Hodgkin-Huxley (HH) [26]. This model is considered to be a
relatively complicated dynamical system due to the third power factor (significantly non-linear) in its equations
and codified as follows: {
v˙ = v − v33 − w + Iext
w˙ = a · (v + 0.7− 0.8w) (31)
where v and w are the membrane potential and the recovery variables, respectively; Iext is the injected stimulus
current, and a is an adjustable parameter. The FHN model employs no auxiliary resetting function to reproduce
spiking behaviors and consequently such a resetting mechanism is not needed to be considered in the circuit
implementation.
According to this biological dynamical system, we can start forming the electrical equivalent using (17):
(nn+np)CVT I˙outv
Idcv
= Fv(Ioutv , Ioutw , Iext)
(nn+np)CVT I˙outw
Idcw
= Fw(Ioutv , Ioutw)
(32)
where Idcv = 80pA, Idcw = a · Idcv = 6.4pA, Fv and Fw are functions given by:{
Fv(Ioutv , Ioutw , Iext) = Ioutv − I
3
outv
IbIx
− Ioutw + Iext
Fw(Ioutv , Ioutw) = (Ioutv + Ic − IdIoutwIx )
(33)
where Ib = 3nA, Ic = 0.7nA, Id = 0.8nA and Ix = 1nA.
Schematic diagrams for the FHN neuron model are seen in Fig. 4(a), including the symbolic representation of
the basic TL blocks introduced in section III. According to these diagrams, it is observed how the mathematical
model described in (31) is mapped onto the proposed electrical circuit. The schematic contains two NBDS
circuits implementing the two dynamical variables, followed by two MULT TYPE2, one SQUARER TYPE2
blocks and current mirrors realizing the dynamical functions. As shown in the figure, according to (31), proper
bias currents are selected and the correspondence between the biological voltage and electrical current is V ⇐⇒
nA.
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4.2 Lorenz Attractor
The Lorenz attractor is an arbitrary dynamical system having chaotic solutions for certain parameter values
[34]. In particular, the Lorenz attractor is a set of chaotic solutions of the Lorenz system forming a butterfly in
phase portrait plots. The system is 3–D and its time–domain signals have a wide dynamic range, which is an
important feature of biological signals. The mathematical description of this model is presented as follows:
x˙ = σ(y − x)
y˙ = x(ρ− z)− y
z˙ = xy − βz
(34)
where x, y and z are state variables and σ, ρ, β are parameters.
According to this chaotic system, we can represent the electrical equivalent using (16):
(nn+np)CVT I˙outx
Idcx
= Fx(Ioutx , Iouty , Ioutz )
(nn+np)CVT I˙outy
Idcy
= Fy(Ioutx , Iouty , Iouty )
(nn+np)CVT I˙outz
Idcz
= Fz(Ioutx , Iouty , Iouty )
(35)
where Idcx = σ · Idcy = 20nA, Idcy = 2nA, Idcz = 2nA, Fx, Fy and Fz functions are given by:
Fx(Ioutx , Iouty , Ioutz ) = Iouty − Ioutx
Fy(Ioutx , Iouty , Iouty ) =
Ioutx (Iρ−Ioutz )
Ix
− Iouty
Fz(Ioutx , Iouty , Iouty ) =
IoutxIouty
Ix
− IβIoutzIx
(36)
where Iρ = 28nA, Iβ =
8
3nA and Ix = 1nA.
Schematic diagrams for the Lorenz attractor model are seen in Fig. 4(b). The schematic contains three
NBDS circuits implementing the three dynamical variables, followed by two MULT TYPE3 and one MULT
TYPE2 blocks realizing the dynamical functions. As shown in the figure, in accordance with (34), proper bias
currents are selected.
4.3 Hopf Oscillator
In this case study, by means of the proposed systematic synthesis method we first explain how to realize the
Hopf oscillator dynamical system categorized as a complex system and then in the next section, we show how
to cope with its bistability phenomenon. The mathematical description of the Hopf oscillator is presented as
follows: {
x˙ = −y + x(x2 + y2 + µ)(1− x2 − y2)
y˙ = x+ y(x2 + y2 + µ)(1− x2 − y2) (37)
where µ is called as the bifurcation parameter. When setting µ < 0, the subcritical Hopf bifurcation is observed
in (37).
According to the mathematical description, we can demonstrate the electrical equivalent using (17):
(nn+np)CVT I˙outx
Idcx
= Fx(Ioutx , Iouty )
(nn+np)CVT I˙outy
Idcy
= Fy(Ioutx , Iouty )
(38)
where Idcx = Idcy = 0.5nA, Fx and Fy functions are presented as follows:
Fx(Ioutx , Iouty ) = −Iouty +
Ioutx ·(
I2outx
Ix
+
I2outy
Ix
+Iµ)
Ix
·(1− I
2
outx
Ix
− I
2
outy
Ix
)
Fy(Ioutx , Iouty ) = Ioutx +
Iouty ·(
I2outx
Ix
+
I2outy
Ix
+Iµ)
Ix
·(1− I
2
outx
Ix
− I
2
outy
Ix
)
(39)
where Iµ = −0.5nA and Ix = 1nA.
Schematic diagrams for this system are not presented here due to lack of space and left to the interested
readers.
7
4.4 Neurosynaptic Network Structure
In this case study, the feasibility of the proposed NBDS circuit is investigated by means of three small neu-
rosynaptic network structures. The networks comprise three FHN neuron models (see Section IV. A) variously
coupled with excitatory and inhibitory synapses. The strength of the excitatory and inhibitory connections are
0.01 and -0.01 respectively. The dynamics of each synapse is modeled by means of a simple low pass filter with
cut–off frequency 20 Hz:
τ x˙ = −x+ I (40)
where τ = 0.05 sec and I represents the weighted input vectors connected from other neurons. It should be
noted that, similar to the FHN neuron model, the synapse circuits are also implemented by the NBDS circuit
demonstrating the applicability of the proposed topology in the realization of linear dynamical systems such as
filters.
5 Simulated Results
This section illustrates the simulation-based results of the aforementioned nonlinear bilateral dynamical sys-
tems in the previous section. The hardware results for various case studies simulated by the Cadence Design
Framework (CDF) using the process parameters of the commercially available AMS 0.35 µm CMOS technology
are validated by means of MATLAB simulations. The mathematical parameters have been extracted from the
literature, while the electrical ones have been calculated from the scaled relation between the two systems.
5.1 FHN Neuron Model
The proposed electrical FHN circuit is able to reproduce all significant qualitative phenomena of the mathe-
matical equivalent and underlying bifurcations. Here, we focus on the main responses of the FHN model and
individually investigate them in detail along with the MATLAB simulations. Generally, results confirm an
acceptable compliance between the MATLAB and Cadence simulations. Table II summarizes the specifications
of the proposed circuit applied to this case study. It should be stressed that in order to mimic the biological
time–scale, relatively large capacitors must be employed in the design while in the pure simulation studies we
can reduce the value of capacitors even to 10pF .
5.1.1 Absence of All-or-none Spike
In this behaviour, the amplitude of the output signal is directly related to the amplitude of the injected input
current. Therefore, weak stimulations lead to small changes in the output termed as the subthreshold response.
Stronger stimulations result in intermediate changes, and strong stimulations produce large changes in the
output termed as the supra–threshold firing response. Figs. 5(a–b) show the time–domain and representation
of this phenomenon produced by MATLAB and Cadence, respectively.
5.1.2 Excitation Block
In this response, the neuron ceases periodic firing and leans to a stable resting state as the amplitude of the
input current increases. The transition from the resting state to the periodic firing and then the blocking state
from MATLAB and Cadence, using a ramp input current, are respectively demonstrated in Figs. 5(c–d).
5.1.3 Post–inhibitory Rebound Spike
This behaviour is produced in response to a short negative pulse to the model. As the negative pulse is
applied, hyperpolarization occurs. This transient state results in a single spike in time–domain. This response
is illustrated for MATLAB and Cadence, respectively in Figs. 5(e–f).
5.1.4 Spike Accommodation
In this response, slow increase in the input current up to a certain amplitude cannot cause a firing response,
while a quick increase of the input current to the same (even smaller) amplitude leads to a spike in the output.
The time–domain waveforms from MATLAB and Cadence are respectively seen in Figs. 5(g–h).
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5.2 Lorenz Attractor
As shown in Fig. 6, the proposed Lorenz attractor’s circuit is able to project the trajectory onto the x–y, z–y
(butterfly–wings) and z–x planes similar to the mathematical model. The results illustrate a good agreement
between MATLAB and Cadence simulations and also confirm that the proposed electrical circuit can mimic
the nonlinear bilateral dynamical systems with such a high dynamic range (in this case ≈ 50nA). Table III
summarizes the specifications of the proposed circuit applied to this case study.
5.3 Hopf Oscillator
As explained before, initial values in a specific group of dynamical systems can affect the time–domain evolution
of the whole system. Fig. 8 illustrates the damping and oscillatory behaviours for MATLAB and Cadence
simulations. As shown in the figure, different initial points (IPs) result in changing the behaviour of the system
from damping to oscillatory response. Here, we use the circuit introduced in Section II.C in order to reset
the initial output current to a specific value and show bistability. However, it should be stressed that before
applying a short pulse (Vpulse), the capacitor voltage is zero volt leading to a negative current in the output
signal. Then by applying the pulse, the NMOS transistor tries to pull up the capacitor voltage so that the
output current can be set to the initial value. Therefore, we expect to see the output current reaching the reset
point (RP) through a highlighted path by a blue arrow in Fig. 8(b) and (d). It can be seen that the peak-to-peak
oscillation amplitude error between Cadence and MATLAB simulations is around 1.4 % ( 2.035−2.0072.007 ∗100) which
is a tolerable precision. It also confirms that the proposed electrical circuit is able to mimic bistability in the
nonlinear bilateral dynamical systems. Table IV summarizes the specifications of the proposed circuit applied
to this case study.
5.4 Neurosynaptic Network Structure
As mentioned before, the networks shown in Fig. 7(a1–c1) contain three FHN neuron models variously coupled
with excitatory and inhibitory synapses. The MATLAB time–domain simulations of each network along with
the corresponding Candence responses are demonstrated in Fig. 7(a2–c3). The results reveal a remarkable
agreement between the MATLAB and Cadence simulations. In the first case (a1), the neurons are coupled with
excitatory connections, leading to synchronization in the network in spite of the different initial values. Such
an activity is due to the positive interaction between the neurons pushing them into an identical time–domain
response. In the second case (a2), the connections between neurons 1 and 2 are excitatory while the others
are inhibitory. It is expected that the neurons (1 and 2) with positive cross–coupling strength are pushed
into synchronization but neuron 3; due to its negative couplings, is repelled form the others and pushed to be
asynchronized. In the third case (a3), all neurons are connected to each other through inhibitory synapses and
fire with almost 120◦ phase shift, illustrating the repelling interaction among them all.
5.5 Power Analysis for Different Bias Voltages
As stressed before, the bias voltage (Vb) is able to regulate the dynamic range of the output signal (Iout) as well
as the circuit’s power consumption. By setting a proper value of Vb in the circuit for a certain output dynamic
range, an optimum design can be delivered. We analytically showed that by increasing Vb, the negative dynamic
range increases and consequently since stronger currents propagate through the NBDS circuit and basic blocks
in the system, the power consumption also increases. However, it was stressed that for an optimum design, the
minimum Vb must be selected so that the output dynamic range is covered and minimum power consumed. In
this subsection, we set up two experiments on the FHN neuron model with various bias voltages in order to show
the effect of Vb on the power consumption. In the first case, we set Vb = 1.2V so that the circuit can properly
operate and the second case, Vb = 1.6V where the circuit still operates properly in terms of functionality and
accuracy. Fig. 9(a-b) shows time-domain waveforms of IA and IB corresponding to the oscillatory behaviour of
the FHN neuron model for Vb = 1.2V and Vb = 1.6V leading to identical output currents (see Fig.9 (c-d) where
Iout = IB−IA). However, the average power (AP) consumptions are different in two experiments (AP1.2 = 93.86
nW and AP1.6 = 237.98 nW ) confirming this fact that for having an optimum design Vb must be set to the
minimum voltage so that the circuit operates properly and for higher voltages just the AP increases.
5.6 Robustness and Process Variations
In this section, the susceptibility of the FHN neuron model against process variations is investigated by means
of extensive Monte Carlo analyses. To deliver an acceptable performance for such analyses, larger sizes (WL
aspect ratios of PMOS and NMOS devices are 9030 and
80
10 (
µm
µm ) respectively) are used for the basic building
blocks and current mirrors. Besides, the aspect ratios of the core part (see Fig.1 (a), M1, M2, M3 and M4) of
the design are adjusted using the embedded Y ield Optimizer in Cadence software resulting in 411 ,
11
36 ,
31
31 and
9
51
6 for M1, M2, M3 and M4 respectively. The capacitor value and input amplitude are also chosen 2 nF and
0.6 nA. The amplitude and frequency of oscillations are selected as the two quantities for the proposed circuit.
Results demonstrate that the mean MC amplitude and time period are 1.98 nA and 95.8 ms with standard
deviation of 4.3% and 3.2% respectively (shown in Fig. 10). The total percentage of successful oscillations
are also 97.0% and 94.5% which are reassuringly high for such nonlinear log–domain circuits. It should be
stressed that by applying no optimization and selecting identical ratios for PMOS and NMOS devices used in
the basic building blocks, the resulting MC amplitude and time period values change to 1.91 nA and 92.8 ms
with standard deviations of 8.1% and 10.6% respectively. The total percentage of successful oscillations for
400 points in this case are 93.2% and 91.7%. Although in the optimised experiment the core sizes for PMOS
and NMOS devices are not matched, the equations (15 and 17) proven before are still valid with small changes
which are left to the interested readers.
5.7 Noise and Area Tradeoff
Signal∗noise intermodulation characterizes the noise behaviour of the proposed logarithmic topologies. This is
a general feature of Externally–Linear–Internally–Nonlinear (ELIN) topologies [35] stemming from their internal
nonlinear behaviour: when the input signal power increases beyond the Class–A limit of operation, then the
noise power also increases with the input and the SNR saturates, i.e. the SNR remains constant for increasing
inputs. This behaviour is detectable in Class-AB log–domain and hyperbolic–sine (Sinh) structures via both
simulations and measurements [36–37]. In such structures the ratio of the input current over the input bias
current value, termed modulation index in international literature, can take very high instantaneous values (e.g.
3000 or more).
Transient noise simulations of the presented topologies in this paper have confirmed the presence of signal ∗
noise intermodulation. However, this is not pronounced because the modulation index of the proposed circuits
is not high. Simulations further confirmed that the input and output referred noise decreases when the capacitor
values increases (all the Idc currents scale appropriately) to achieve the same targeted dynamics. Recall that, as
explained in Section II, for a certain value of τ various individual C and Idc value combinations can be chosen.
For example, it has been confirmed that for the FHN neuron circuit (see Table II), setting the capacitor C value
from 5.5nF to a reduced value of 275pF (area reduction of 95%) and scaling appropriately the bias currents Idc,
leads to increased (by 1.4 to 2 times) input and output referred noise levels. Given that increased C values lead
to increased area, an optimal design targeting a specific set of dynamics should consider both noise and area
constraints. An additional approach to reduce area consumption at the expense of less optimal noise level is
the exploitation of MOS-capacitors [38].
6 Discussion
This paper has proposed a novel current–input current–output log–domain block and a systematic circuit synthe-
sis method which allows for the direct mapping of nonlinear bilateral dynamical systems onto electrical circuits
with considerably low power consumption and acceptable precision. The proposed systematic methodology has
been applied successfully to four case studies. The applications of real–time simulation of nonlinear bilateral
dynamical systems are diverse in science. However in biology and computational neuroscience they might have
two major applications. First, the combination of neuronal and intra/extracellular dynamics of large–scale
and dense biological systems can be efficiently simulated in real–time on specialised hardware with low power
consumption and relatively small size. Emulating responses of a very large network of cells simultaneously,
including aspects such as stochasticity and cell variability, is interesting since such a real–time simulation has
a potential to accurately explain the functions of large cellular networks. The proposed circuit may help in
laying the groundwork for the low–power and real–time simulations of large–scale biological networks such as
small tissues or organs. Second, the proposed family of circuits may also be used in fast and efficient biosensors
employed in drug testing platforms or, alternatively, be embedded in the robust and optimal control of biological
systems (such as protheses).
7 Proof of (18)
According to Fig. 2 and using (1)–(2), it can be shown that:
I2A = ISnISp · exp(
Vb − VS1
nnVT
) · exp(VS1 − VC
npVT
) (41)
the square root on (41) leads to:
IA =
√
ISnISp · exp(
Vb
2nnVT
− VC
2npVT
+
VS1
2VT
· ( 1
np
− 1
nn
)). (42)
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On the other hand IM1 = IM2 , thus:
ISn · exp(
Vb − VS1
nnVT
) = ISp · exp(
VS1 − VC
npVT
) (43)
and applying the ln function on (43) yields:
Vb − VS1
nnVT
=
VS1 − VC
npVT
+ ln
ISp
ISn
(44)
which leads to:
VS1 =
nnnpVT
nn + np
(
Vb1
nnVT
+
VC2
npVT
+ ln
ISn
ISp
). (45)
By substituting (45) in (42):
IA =
√
ISnISp · exp(
Vb
(nn + np)VT
− VC
(nn + np)VT
+
nn − np
2(nn + np)
ln
ISn
ISp
). (46)
Setting VC = 0 and Vb = VC in (46), we can derive a similar relation for IB :
IB =
√
ISnISp · exp(
VC
(nn + np)VT
+
nn − np
2(nn + np)
ln
ISn
ISp
). (47)
Therefore, Iout is equal to:
Iout = IB − IA =
√
ISnISpexp(
nn − np
2(nn + np)
ln
ISn
ISp
)[exp(
VC
(nn + np)VT
)− exp( Vb − VC
(nn + np)VT
)]. (48)
8 Proof of (19)
According to Fig. 2 when M2 operates in subthreshold saturation:
VC > 4VT + 2VGS5 − VSG2 (49)
and assuming that M1 and M5 are matched IM1 = IM5 ; then VGS1 = VGS5 , therefore:
VCmin = 4VT + 2VGS1 − VSG2 (50)
where VCmin is considered as the minimum voltage dropping over the capacitor. Obviously, if M1 and M2 are
matched IM1 = IM2 , one can show that:
VGS1
nnVT
=
VSG2
npVT
+ ln
ISp
ISn
(51)
and consequently:
VSG2 = −npVT ln
ISp
ISn
+
np
nn
VGS1 . (52)
By substituting (52) in (50):
VCmin = 4VT + (2−
np
nn
)VGS1 + npVT ln
ISp
ISn
. (53)
On the other hand, if VC = VCmin , one can show that:
VGS1 + VSG2 = Vb − VCmin . (54)
From (52) and (54):
VGS1 =
1
1 + α
(Vb − VCmin + npVT ln
ISp
ISn
) (55)
where α =
np
nn
. By substituting (55) in (53):
VCmin =
1 + α
3
4VT +
2− α
3
Vb + npVT ln
ISp
ISn
. (56)
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Figure 4: A block representation of the total circuit implementing (a) the 2–D FHN neuron model, (b) the 3–D Lorenz attractor
where Ioutv = I
+
outv
− I−outv , Ioutw = I
+
outw
− I−outw , Ioutx = I
+
outx
− I−outx , Iouty = I
+
outy
− I−outy and Ioutz = I
+
outz
− I−outz .
To preserve consistency compared to Fig. 1(c), it should be noted that for example, I+outv (source) = IBo, I
+
outv
(sink) = IBi,
I−outv (source) = IAo and I
−
outv
(sink) = IAi.
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Figure 5: Time-domain representations of (a-b) absence of all-or-none spikes phenomenon, (c-d) excitation block phenomenon, (e-f)
post-inhibitory rebound spike phenomenon, and (g-h) spike accommodation phenomenon for MATLAB and Cadence respectively.
Table 1: Main Electrical Parameter Values.
Specifications Value
α
np
nn
β
√
ISnISpexp(
nn−np
2(nn+np)
ln
ISn
ISp
)
ζ 12 (
Ioutinit
β +
√
I2outinit
β2 + 4exp(
Vb
(nn+np)VT
))
θ VC(nn+np)VT
γ exp( 43 (1 + α) + npln
ISp
ISn
)
VCmax
nn+np
3np
(VDD − 4VT ) + nnVT ln ISpISn
VCmin
1+α
3 4VT +
2−α
3 Vb + npVT ln
ISp
ISn
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Figure 6: The projections of (a-b) x–y plane, (c-d) z–y plane (butterfly–wings) and (e-f) z–x plane for MATLAB and Cadence,
respectively.
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Figure 7: (a1–c1) represent three different combinations of the neurosynaptic structures. The excitatory and inhibitory synapses
are respectively shown with white and black circles. (a2–c2) and (a3–c3) are the corresponding time–domain responses of (a1–c1),
extracted from MATLAB and Cadence respectively.
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Figure 8: The projections of (a-b) x–y plane demonstrating damping behaviour and (c-d) x–y plane demonstrating oscillatory
behaviour for MATLAB and Cadence respectively. IP stands for initial point and RP refers to reset point.
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Figure 9: Cadence time-domain representations of (a-b) IA and IB waveforms corresponding to the oscillatory behaviour of the
FHN neuron model for Vb = 1.2V and Vb = 1.6V respectively, (c-d) Iout waveform corresponding to the oscillatory behaviour of
the FHN neuron model for Vb = 1.2V and Vb = 1.6V respectively.
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Figure 10: Monte Carlo analysis for the FHN neuron model targeting (a) amplitude, (b) time period (1/frequency) of oscillations.
Table 2: Electrical Parameter Values for the Simulated FHN Neuron Model.
Specifications Value
Power Supply (Volts) 3.3
Bias Voltage (Volts) 1.2
Capacitances (pF) 800
W
L ratio of PMOS and NMOS Devices (
µm
µm )
30
9 and
10
2
Static Power Consumption (nW ) 93.86
Table 3: Electrical Parameter Values for the Simulated Lorenz Attractor.
Specifications Value
Power Supply (Volts) 3.3
Bias Voltage (Volts) 1.5
Capacitances (pF) 400
W
L ratio of PMOS and NMOS Devices (
µm
µm )
30
9 and
10
2
Static Power Consumption (uW ) 10.46
Table 4: Electrical Parameter Values for the Simulated Hopf Oscillator.
Specifications Value
Power Supply (Volts) 3.3
Bias Voltage (Volts) 1.2
Capacitances (pF) 500
W
L ratio of PMOS and NMOS Devices (
µm
µm )
30
9 and
10
2
Static Power Consumption (nW ) 118.14
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